Design-Reuse4 年
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR ... the resulting output of the DAC will be equivalent to a signal with modulation amplitude V mod. Note that ...