A clock gate is a standard design cell that receives the clock and a gating signal as an input and ensures that the clock propagates only when it’s required depending upon the gating signal. If the ...

Also it provide the necessary pull/push information for clock logic while clock tree building. Clock Gate Aware Design Closure Algorithm follows: Based on the load on clock gating cells their negative ...